@article{https://resolver.caltech.edu/CaltechAUTHORS:20150121-071331821, title = "GROK-LAB: Generating Real On-chip Knowledge for Intra-cluster Delays Using Timing Extraction", journal = "ACM Transactions on Reconfigurable Technology Systems", year = "2014", url = "https://resolver.caltech.edu/CaltechAUTHORS:20150121-071331821", id = "record", issn = "1936-7406", doi = "10.1145/2597889", volume = "7" } @article{https://resolver.caltech.edu/CaltechAUTHORS:20090831-143856470, title = "Fault Secure Encoder and Decoder for NanoMemory Applications", journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", year = "2009", url = "https://resolver.caltech.edu/CaltechAUTHORS:20090831-143856470", id = "record", issn = "1063-8210", doi = "10.1109/TVLSI.2008.2009217", volume = "17" } @article{https://resolver.caltech.edu/CaltechAUTHORS:PAPieeetc09, title = "Pipelining Saturated Accumulation", journal = "IEEE Transactions on Computers", year = "2009", url = "https://resolver.caltech.edu/CaltechAUTHORS:PAPieeetc09", id = "record", issn = "0018-9340", doi = "10.1109/TC.2008.110", volume = "58" } @article{https://resolver.caltech.edu/CaltechAUTHORS:NAEnanot08, title = "Fault-tolerant sub-lithographic design with rollback recovery", journal = "Nanotechnology", year = "2008", url = "https://resolver.caltech.edu/CaltechAUTHORS:NAEnanot08", id = "record", issn = "0957-4484", doi = "10.1088/0957-4484/19/11/115708", volume = "19" } @article{https://resolver.caltech.edu/CaltechAUTHORS:20161213-174431809, title = "Radial addressing of nanowires", journal = "ACM Journal on Emerging Technologies in Computing Systems (JETC)", year = "2006", url = "https://resolver.caltech.edu/CaltechAUTHORS:20161213-174431809", id = "record", issn = "1550-4832", doi = "10.1145/1148015.1148018", volume = "2" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn05b, title = "Deterministic Addressing of Nanoscale Devices Assembled at Sublithographic Pitches", journal = "IEEE Transactions on Nanotechnology", year = "2005", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn05b", id = "record", issn = "1536-125X", doi = "10.1109/TNANO.2005.858587", volume = "4" } @article{https://resolver.caltech.edu/CaltechAUTHORS:20160420-100045980, title = "Nanowire-Based Programmable Architectures", journal = "ACM Journal on Emerging Technologies in Computing Systems (JETC)", year = "2005", url = "https://resolver.caltech.edu/CaltechAUTHORS:20160420-100045980", id = "record", issn = "1550-4832", doi = "10.1145/1084748.1084750", volume = "1" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeedtc05, title = "Seven strategies for tolerating highly defective fabrication", journal = "IEEE Design and Test of Computers", year = "2005", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeedtc05", id = "record", issn = "0740-3224", doi = "10.1109/MDT.2005.94", volume = "22" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn05a, title = "Nonphotolithographic nanoscale memory density prospects", journal = "IEEE Transactions on Nanotechnology", year = "2005", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn05a", id = "record", issn = "1536-125X", doi = "10.1109/TNANO.2004.837849", volume = "4" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetvlsis04a, title = "Design of FPGA interconnect for multilevel metallization", journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", year = "2004", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetvlsis04a", id = "record", issn = "1063-8210", doi = "10.1109/TVLSI.2004.827562", volume = "12" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetvlsis04b, title = "Unifying mesh- and tree-based programmable interconnect", journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems", year = "2004", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetvlsis04b", id = "record", issn = "1063-8210", doi = "10.1109/TVLSI.2004.834237", volume = "12" } @article{https://resolver.caltech.edu/CaltechAUTHORS:20130816-103300863, title = "Saliency on a chip: a digital approach with an FPGA", journal = "The Neuromorphic Engineer", year = "2004", url = "https://resolver.caltech.edu/CaltechAUTHORS:20130816-103300863", id = "record", issn = "1548-5625", volume = "1" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03b, title = "Stochastic assembly of sublithographic nanoscale interfaces", journal = "IEEE Transactions on Nanotechnology", year = "2003", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03b", id = "record", issn = "1536-125X", doi = "10.1109/TNANO.2003.816658", volume = "2" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03a, title = "Array-based architecture for FET-based, nanoscale electronics", journal = "IEEE Transactions on Nanotechnology", year = "2003", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03a", id = "record", issn = "1536-125X", doi = "10.1109/TNANO.2003.808508", volume = "2" } @article{https://resolver.caltech.edu/CaltechAUTHORS:DEHcomputer00, title = "The density advantage of configurable computing", journal = "Computer", year = "2000", url = "https://resolver.caltech.edu/CaltechAUTHORS:DEHcomputer00", id = "record", issn = "0018-9162", doi = "10.1109/2.839320", volume = "33" } @article{https://resolver.caltech.edu/CaltechAUTHORS:MANcompute97, title = "Seeking solutions in configurable computing", journal = "Computer", year = "1997", url = "https://resolver.caltech.edu/CaltechAUTHORS:MANcompute97", id = "record", issn = "0018-9162", doi = "10.1109/2.642810", volume = "30" }